← 返回岗位列表美国IT/互联网fulltime

定制SOC IP验证工程师

雇主

NVIDIA

地点

Santa Clara · 美国

待遇

$面议

工作模式

线下

截止日期

1月10日

福利
benefits package

🤖 AI 简历匹配评估

检测你的简历与该岗位的匹配度,免费

免费评估

岗位摘要

Seeking a Senior Custom SOC/IP Verification Engineer to verify next-generation SoC and IP solutions,

岗位职责

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years.
It’s a unique legacy of innovation that’s fueled by great technology—and amazing people.
Today, we’re tapping into the unlimited potential of AI to define the next era of computing.
An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world.
Doing what’s never been done before takes vision, innovation, and the world’s best talent.
As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work.
Come join the team and see how you can make a lasting impact on the world.
NVIDIA is seeking a Senior Custom
SOC/IP Verification Engineerto verify the next generation SoC and IP solutions!
We are looking for special individuals with desire to deliver innovative products.
Together, we will build the next generation of life changing custom SOCs!
If you are a motivated individual that understands how complex SOC and IPs are built, has intimate knowledge of client requirements, and understand various development cycles, this is your place to be.
This role specifically requires a skilled
ASIC Verification Engineerwith expertise in fabric and interconnect verification, spanning both IP and SoC integration.
You will play a key role in verifying the correctness, performance, and compliance of on-chip fabrics and interconnect subsystems — from IP bring-up through full chip integration — ensuring robust and high-performance connectivity across complex SoC designs.
This position demands a motivated individual who understands how complex SOCs and IPs are built, has intimate knowledge of client requirements, and comprehends various development cycles.
It requires deep knowledge of SystemVerilog and UVM, along with a solid grasp of
ASIC verification methodologies.
What you'll be doing:
• Responsible for
ASIC design verification of fabric and interconnect IP blocks as well as full chip integration, covering DMA, routing, arbitration, ordering, flow control, and protocol compliance.
• Develop and implement test plans for fabric and interconnect verification of SoCs using UVM-based environments, targeting both IP-level and system-level scenarios.
• Design and implement constrained-random and directed SystemVerilog testbenches targeting interconnect fabrics, network-on-chip (NoC) topologies, and multi-agent SoC integrations.
• Collaborate extensively with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time right verification plans and execution.
• Drive the development of silicon and platform verification strategies and methodologies for fabric and interconnect subsystems.
What we need to see:
• B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent experience).
• 8
years of experience in
ASIC verification, with a strong focus on fabric, interconnect, or network-on-chip verification at both IP and full chip levels.
• Strong knowledge of SystemVerilog and UVM methodology.
• Hands-on experience with industry-standard interconnect and bus protocols (e.g.,
AMBA AXI, CHI,or equivalent), with solid understanding of ordering, coherency, and flow control semantics.
• Familiarity with SoC architectures, NoC topologies, and multi-initiator/multi-target interconnect designs.
• Proficiency in scripting languages (Python, Perl, TCL).
Ways to stand out from the crowd:
• Knowledge of performance verification and bandwidth/latency analysis for interconnect fabrics.
• Exposure to verification IPs for bus protocols, or emulation platforms (e.g., Palladium, Veloce) for full chip fabric validation.
• Experience in GPU or AI accelerator SoC interconnect verification is desirable.
• Experience with formal verification or assertion-based verification (SVA) applied to fabric and protocol properties.
Widely considered to be one of the technology world’s most desirable employers,
NVIDIA offers highly competitive salaries and a comprehensive benefits package.
As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits. Applications for this job will be accepted at least until September 19, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.
As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

申请条件

B.S.
or M.S.
degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent experience).
8+ years of experience in ASIC verification, with a strong focus on fabric, interconnect, or network-on-chip verification at both IP and full chip levels.

雇主简介

NVIDIA is a technology company that designs GPUs and system-on-chip units for gaming, professional visualization, data centers, and automotive markets. The Physics Simulation Team focuses on physics simulation for robotics learning and evaluation.

对这个岗位感兴趣?

该岗位通过项目服务流程申请,顾问可为您介绍项目详情与申请条件

咨询不收取任何费用,项目顾问将与您联系

申请海外岗位,英文简历符合当地格式规范吗?

AI 自动评估你与该岗位的匹配度,3 分钟出结果

免费评估简历匹配度

数据来源:NVIDIA

岗位信息来源于公开渠道,版权归原作者所有