基础设施芯片DPU网络架构师

Architect the Networking datapath for our DPUs - packet processing and offloads, Network virtualization and overlays,

RDMA and storage transports, and inline security - from early path-finding through silicon bring-up

Decide what runs in the datapath engines, what runs in firmware, and what stays in host software, and design the interfaces between them

Define how software programs and controls the datapath - match-action tables, rule and flow programming, register and descriptor interfaces, and the offload interfaces firmware and drivers build on

Work closely with firmware, driver, and software teams so the datapath and its interfaces are clean, efficient, and genuinely usable, and evolve them as needs change

refine architecture to meet the design and PD constraints.

Define architecture to maximize DV complexity including defining specific features to help ease DV

Weigh the performance, power, and area trade-offs behind your choices and back them with data, partnering with performance modeling where deeper analysis is needed

Support Design, DV and PD to resolve interface and integration issues as they come up. Support post-silicon bring-up of the Networking functionality

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

8+ years of relevant industry experience architecting Networking datapaths and packet-processing pipelines and their hardware/software interfaces for NIC/DPU or comparable ASICs

Experience with SmartNIC/IPU/DPU architectures and their usages: Network virtualization, storage disaggregation, overlay networking, virtual switch, firewall/ACLs, and PSP gateways, including offload mechanisms

Experience with datacenter Networking technologies and protocols such as Ethernet, IPv6, TCP/UDP, Geneve, PSP, and SRv6, including offload mechanisms for TCP segmentation, reassembly, checksum, and receive-side scaling

Experience with RDMA and storage protocols and fabrics, including RoCEv2 and NVMe/NVMe-over-Fabric (TCP and RDMA)

Experience with congestion control (e.g., DCQCN) and emerging transports such as UET and comparable next-generation RDMA transports

Experience with on-chip scheduling and arbitration architectures and quality-of-service mechanisms -- transaction/packet schedulers, arbiters, traffic shapers, and rate limiters (meters/policers, token buckets) -- and their impact on latency, fairness, bandwidth partitioning, and throughput

Experience with datacenter network topologies and fabric architectures (e.g., Clos/fat-tree, rail-optimized fabrics) and their performance implications, including oversubscription, ECMP/load balancing, and end-to-end latency and congestion behavior

Experience with symmetric and asymmetric cryptography concepts and inline data encryption (e.g., IPSec, PSP)

Experience with analytical performance-modeling methods (e.g., queueing theory, Little's Law, bandwidth-delay/outstanding-transaction sizing)

Experience driving analysis independently and influencing architectural direction through data

15+ years of relevant industry experience architecting networking datapaths and packet-processing pipelines and their hardware/software interfaces for NIC/DPU or comparable ASICs

Experience designing data-plane offload/acceleration architectures using programmable processors/engines (programmable parsers, match-action, etc.)

Experience designing high-performance inline data encryption engines, such as for IPSec and PSP

Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows

Experience with emerging RDMA transports such as UET and comparable next-generation RDMA protocols

Experience with post-silicon performance validation and model-to-hardware correlation methodologies

Experience with performance modeling and workload characterization for networking architectures, including analytical methods (e.g., queueing theory, Little's Law) and frameworks such as SystemC

Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization

Experience designing scheduling, arbitration, or rate-limiting/traffic-management hardware (e.g., hierarchical schedulers, WRR/DWRR/strict-priority arbiters, shapers/policers)

Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis

Meta builds technologies that help people connect, find communities, and grow businesses.

When Facebook launched in 2004, it changed the way people connect.

Apps like Messenger, Instagram and WhatsApp further empowered billions around the world.

Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

For those who live in or expect to work from California if hired for this position, please click here for additional information.

Individual compensation is determined by skills, qualifications, experience, and location.

Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable.

In addition to base compensation, Meta offers benefits.

Learn more about benefits at Meta.

Meta is proud to be an Equal Employment Opportunity employer.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.

Take the first step toward a rewarding career at Meta.

Apply now APPLY NOW Find your role Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you. View jobs

Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process.Learn more about AI usage and settings.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form Notice regarding automated employment decision tools in New York City Learn more about this here.

©2026 Meta.

8+ years of relevant industry experience architecting networking datapaths and packet-processing pipelines and their hardware/software interfaces for NIC