ASIC工程师，电源

Develop and maintain power analysis flows including dynamic and static power estimation, vectorless analysis, and power intent verification using industry-standard EDA tools

Define and implement power methodology guidelines for RTL, synthesis, and physical design stages of the ASIC development flow

Collaborate with RTL design, physical design, and verification teams to identify and resolve power hotspots and inefficiencies across custom ASIC designs

Build and optimize EDA infrastructure scripts and automation frameworks to improve power signoff accuracy and turnaround time

Evaluate and integrate commercial and internally developed EDA tools into the power analysis flow, providing technical assessments and recommendations

Develop power intent specifications using UPF or CPF and ensure consistent application across design and implementation stages

Establish power budgets and track power metrics across design milestones, communicating results and risks to cross-functional stakeholders

Drive continuous improvement of power closure methodologies by analyzing results across multiple tape-outs and identifying systemic opportunities

Provide technical guidance to other engineers on power analysis best practices, flow usage, and debug techniques

Partner with EDA tool vendors to evaluate new capabilities and influence tool roadmaps to meet Meta silicon design requirements

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

6+ years of experience in ASIC design or physical design with a focus on power analysis, power optimization, or power signoff

Experience developing or maintaining EDA flows for power analysis using tools such as Synopsys PrimePower, Cadence Voltus, or equivalent

Experience with power intent specification languages such as UPF or CPF and their application across RTL-to-GDSII flows

Experience scripting in Python, Tcl, or shell to build and automate EDA infrastructure workflows

Experience collaborating across RTL design, physical design, and verification disciplines to drive power closure on complex ASIC designs

Experience evaluating and qualifying new EDA tools or methodologies in a production silicon environment

Familiarity with custom or semi-custom design flows for high-performance computing or data center silicon

Experience with low-power design techniques including clock gating, power gating, multi-voltage domain design, and dynamic voltage and frequency scaling

Background in developing internal EDA infrastructure tooling or flow automation at scale across multiple concurrent design projects

Meta builds technologies that help people connect, find communities, and grow businesses.

When Facebook launched in 2004, it changed the way people connect.

Apps like Messenger, Instagram and WhatsApp further empowered billions around the world.

Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

For those who live in or expect to work from California if hired for this position, please click here for additional information.

Individual compensation is determined by skills, qualifications, experience, and location.

Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable.

In addition to base compensation, Meta offers benefits.

Learn more about benefits at Meta.

Meta is proud to be an Equal Employment Opportunity employer.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.

Take the first step toward a rewarding career at Meta.

Apply now APPLY NOW Find your role Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you. View jobs

Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process.Learn more about AI usage and settings.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form Notice regarding automated employment decision tools in New York City Learn more about this here.

©2026 Meta.

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

6+ years of experience in ASIC design or physical design with a focus on power analysis, power optimization, or power signoff.