ASIC工程师，实现-时序

Develop and maintain timing constraints (SDC) for complex SoC designs, including clock definitions, input/output delays, multicycle paths, and false paths

Perform static timing analysis using industry-standard sign-off tools to identify and resolve setup, hold, and clock skew violations across hierarchical design blocks

Drive timing closure through collaboration with physical design engineers, providing guidance on placement, routing, and clock tree synthesis to meet timing targets

Analyze and debug timing paths across multiple clock domains, identifying critical paths and recommending RTL or physical implementation optimizations

Generate and validate timing reports for sign-off across process, voltage, and temperature corners, including on-chip variation analysis

Develop and maintain timing exception methodologies and waiver processes in coordination with design and verification teams

Contribute to the development and improvement of timing closure scripts and automation flows using scripting languages to increase efficiency and repeatability

Interface with foundry and library teams to characterize and integrate timing libraries, including standard cells, memories, and hard IP

Support design handoff between front-end and back-end teams by providing timing-aware synthesis netlists and constraint validation

Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

Currently has a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

2+ years of experience in ASIC implementation with a focus on static timing analysis and timing closure

Experience with industry-standard static timing analysis and sign-off tools such as PrimeTime or equivalent

Experience scripting in Python, Tcl, or Perl to automate timing analysis and reporting flows

Experience with RTL design or synthesis using SystemVerilog or other hardware description languages

Experience with timing closure at advanced process nodes (7nm or below), including on-chip variation and multi-corner multi-mode analysis

Familiarity with physical design concepts such as placement, routing, and parasitic extraction as they relate to timing closure

Experience with clock tree synthesis and clock network optimization in the context of timing sign-off

Meta builds technologies that help people connect, find communities, and grow businesses.

When Facebook launched in 2004, it changed the way people connect.

Apps like Messenger, Instagram and WhatsApp further empowered billions around the world.

Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

For those who live in or expect to work from California if hired for this position, please click here for additional information.

Individual compensation is determined by skills, qualifications, experience, and location.

Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable.

In addition to base compensation, Meta offers benefits.

Learn more about benefits at Meta.

Meta is proud to be an Equal Employment Opportunity employer.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.

Take the first step toward a rewarding career at Meta.

Apply now APPLY NOW Find your role Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you. View jobs

Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process.Learn more about AI usage and settings.

We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support.

If you need assistance or an accommodation due to a disability, fill out the Accommodations request form Notice regarding automated employment decision tools in New York City Learn more about this here.

©2026 Meta.

Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

Degree must be completed prior to joining Meta.